



Generation of Custom DSP Transform IP Cores: Case Study Walsh-Hadamard Transform

Fang Fang
James C. Hoe
Markus Püschel
Smarahara Misra


Carnegie Mellon University

Report Documentation Page			Form Approved OMB No. 0704-0188		
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 21 MAY 2003		2. REPORT TYPE N/A		3. DATES COVERED -	
4. TITLE AND SUBTITLE Generation of Custom DSP Transform IP Cores: Case Study Walsh-Hadamard Transform				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Carnegie Mellon University				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES Also see ADM001473 , The original document contains color images.					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 28	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			




Conventional Approach: Static IP Cores

- IP cores improve productivity and reduce time-to-market.
- e.g. Xilinx LogiCore library:
FFT for $N=16, 64, 256$ and 1024 on 16-bit complex numbers



Alternative Approach: IP Core Generation


- Generate IP cores **to match specific application requirements** (speed, area, power, numerical accuracy, and I/O bandwidth...)





Design space

- DSP transform design can be studied at several levels.
- More math knowledge involved
 - ↳ Bigger design space to explore.





Problem

- Problem: gap between *transform mathematics* and *hardware design*

A math guy



What I know:

Linear algebra
Digital signal processing
Adaptive filter theory ...

A hardware engineer



What I know:

Finite state machine
Pipelining
Systolic array ...



Bridge: Formula

- Solution: - **Formula** representation of DSP transforms
- Automated **formula** manipulation and mapping

Formula example $DFT_8 = (F_2 \otimes I_4) \cdot D \cdot (I_2 \otimes (I_2 \otimes F_2 \cdots)) \cdot P$

A math guy



What I know:

Linear algebra
Digital signal processing
Adaptive filter theory ...

A hardware engineer



What I know:

Finite state machine
Pipelining
Systolic array ...

Representation
Formula Manipulation
Mapping



Outline

- Introduction
- Technical Details (illustrated by WHT transform)
 - ❑ What are the **degrees of design freedom**?
 - ❑ How do we **explore this design space**?
- Experimental Results
- Summary and Future work



Walsh-Hadamard Transform

- Why WHT?
 - ❑ Typical access pattern for a DSP transform
 - ❑ Close to 2-power FFT
 - ❑ Study important construct \ddot{A}
- Definition

$$WHT_{2^n} = \begin{bmatrix} WHT_{2^{n-1}} & WHT_{2^{n-1}} \\ WHT_{2^{n-1}} & -WHT_{2^{n-1}} \end{bmatrix} \quad WHT_2 = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}$$

$$WHT_{2^n} = \underbrace{F_2 \otimes F_2 \otimes \dots \otimes F_2}_{n \text{ fold}} \quad F_2 = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}$$


Tensor product $A \otimes B = [a_{k,l} \bullet B]$, where $A = [a_{k,l}]$

From Formula to Architecture

$$WHT_{2^3} = F_2 \otimes F_2 \otimes F_2$$

$$= (F_2 \otimes I_4) (I_2 \otimes (F_2 \otimes I_2)) (I_4 \otimes F_2)$$

an F_2 block




WHT_{2^3}



Pease Algorithm

$$\begin{aligned}
 WHT_{2^3} &= (F_2 \otimes I_4)(I_2 \otimes F_2 \otimes I_2)(I_4 \otimes F_2) \\
 &= L_2^8(I_4 \otimes F_2) \boxed{L_2^8} (I_4 \otimes F_2) L_2^8(I_4 \otimes F_2)
 \end{aligned}$$




Pease Algorithm

$$WHT_{2^3} = (F_2 \otimes I_4)(I_2 \otimes F_2 \otimes I_2)(I_4 \otimes F_2)$$

$$= L_2^8 (I_4 \otimes F_2) L_2^8 (I_4 \otimes F_2) L_2^8 (I_4 \otimes F_2)$$

Regular routing

Possibility for vertical folding




an F_2 block


Possibility for horizontal folding

12 F_2 blocks
total

Folding



Challenge in Vertical Folding



- Straightforward approach: Memory-based reordering
 - ❑ Extra control logic to reorder address
 - ❑ Computation speed is limited by memory speed
- Ad-hoc approach: Register routing
 - ❑ Hard to automate the process
- Our approach: formula-based matrix factorization




Factorization of Stride Permutation

$$L_2^N = (I_2 \otimes L_2^{N/2}) \cdot J_N$$

$$= (I_2 \otimes ((I_2 \otimes L_2^{N/4}) J_{N/2})) J_N$$

$$= \dots$$


$$= (I_{N/Q} \otimes L_2^Q) \cdot \prod_{i=0}^{n-q-1} (I_{2^{k-q-i-1}} \otimes J_{2^{q+i+1}})$$



J_8

L_2^Q has Q
input ports
 $Q=2^q, N=2^n$

J_N can be easily
folded [1]



Example of $(L_2^{64})_4$ ($N=64, Q=4$)

[1]. J.H. Takala etc., "Multi-Port Interconnection Networks for Radix-R Algorithms", ICASSP01



Freedom in Horizontal Folding

- WHT_2^n has n horizontal stages in the flattened design
 - ❑ The divisors of n are all the possible folding degrees
 - ❑ *Example:* HF degrees of WHT_2^6 can be 1, 2, 3, 6
- Effects of **more** horizontal folding degree

Latency (cycle)	Same
Throughput (op / cycle)	Lower
Area	less adders, more muxs & wires
Speed	Not clear

*Less pipeline depth
 P lower throughput*



Freedom in Vertical Folding

- WHT_2^n has 2^n vertical ports in the flattened design
 - ❑ 1, 2, 4... 2^{n-1} are all possible folding degrees
 - ❑ *Example:* VF degrees of WHT_2^6 could be 1, 2, 4, ... 32
- Effects of **more** vertical folding degree

Latency (cycle)	Longer
Throughput (op / cycle)	Lower
Area	less adders, more regs & muxs
Speed	Not clear


*Less I/O
bandwidth
& longer
computation*



Outline

- Introduction
- Technical Details
- **Experimental Results**
- Summary and Future work


Design Space Exploration






Area vs. Folding Degrees

To achieve the same area, multiple folding options are available.






Latency vs. Folding Degrees (WHT₆₄)





Latency vs. Folding Degrees (WHT₆₄)


Latency (ns)





Latency vs. Folding Degrees (WHT₆₄)


Latency is almost unaffected by HF, except comparing flattened design with folded design





Throughput vs. Folding Degrees


Folding always lowers throughput





Comparison with an Existing Design

- WHT₈
 - ❑ 8 bit fixed-point
 - ❑ FPGA: Xilinx Virtex xcv1000e-fg680 Speed grade: -8
 - ❑ Compare our **fastest** generated designs against results reported by Amira, et al. [2]



60% more area

80% reduction in latency


13 times higher throughput

[2] A.Amira et al., "Novel FPGA Implementations of Walsh-Hadamard Transforms for Signal Processing", Vision Image and Signal Processing, IEE Proceedings-, Volume: 148 Issue: 6, Dec. 2001



Comparison with an Existing Design

- WHT₈
 - ❑ 8 bit fixed-point
 - ❑ FPGA: Xilinx Virtex xcv1000e-fg680 Speed grade: -8
 - ❑ Compare our **smallest** generated designs against results reported by Amira, et al. [2]



Less area

Shorter latency

Higher throughput

Area (#of slices)

Latency(ns)


Throughput(MOP/s)

[2] A.Amira et al., "Novel FPGA Implementations of Walsh-Hadamard Transforms for Signal Processing", *Vision Image and Signal Processing, IEE Proceedings-*, Volume: 148 Issue: 6, Dec. 2001



Summary

- Large performance variations over the design space of horizontal and vertical folding
- Automatic design space exploration through formula manipulation and mapping can find the best trade-off





Future work



**More DSP
transform**

DFT
DCT
DST
DWT

...

**Formula Manipulation
Mapping**

**More design
decisions**

Pipelining
Systolic array
Distributed Arithmetic
Fix-point vs. Floating-point

...



Thank you !



Contact: Fang Fang

Email: ffang@cmu.edu

URL: www.ece.cmu.edu/~ffang